- 作 者：（美）亨尼西（Hennessy，J.L.）等著
- 出 版 社：北京：机械工业出版社
- 出版年份：2007
- ISBN：711120378x
- 标注页数：675 页
- PDF页数：709 页
请阅读订购服务说明与试读!
订购服务说明
1、本站所有的书默认都是PDF格式，该格式图书只能阅读和打印，不能再次编辑。
2、除分上下册或者多册的情况下，一般PDF页数一定要大于标注页数才建议下单购买。【本资源709 ≥675页】
图书下载及付费说明
1、所有的电子图书为PDF格式，支持电脑、手机、平板等各类电子设备阅读；可以任意拷贝文件到不同的阅读设备里进行阅读。
2、电子图书在提交订单后一般半小时内处理完成,最晚48小时内处理完成。(非工作日购买会延迟)
3、所有的电子图书都是原书直接扫描方式制作而成。
Chapter 1 Fundamentals of Computer Design 2
1.1 Introduction 2
1.2 Classes of Computers 4
1.3 Defining Computer Architecture 8
1.4 Trends in Technology 14
1.5 Trends in Power in Integrated Circuits 17
1.6 Trends in Cost 19
1.7 Dependability 25
1.8 Measuring,Reporting,and Summarizing Performance 28
1.9 Quantitative Principles of Computer Design 37
1.10 Putting It All Together:Performance and Price-Performance 44
1.11 Fallacies and Pitfalls 48
1.12 Concluding Remarks 52
1.13 Historical Perspectives and References 54
Case Studies with Exercises by Diana Franklin 55
Chapter 2 Instruction-Level Parallelism and Its Exploitation 66
2.1 Instruction-Level Parallelism:Concepts and Challenges 66
2.2 Basic CompilerTechniques for Exposing ILP 74
2.3 Reducing Branch Costs with Prediction 80
2.4 Overcoming Data Hazards with Dynamic Scheduling 89
2.5 Dynamic Scheduling:Examples and the Algorithm 97
2.6 Hardware-Based Speculation 104
2.7 Exploiting ILP Using Multiple Issue and Static Scheduling 114
2.8 Exploiting ILP Using Dynamic Scheduling,Multiple Issue,and Speculation 118
2.9 Advanced Techniques for Instruction Delivery and Speculation 121
2.10 Putting It All Together:The Intel Pentium 4 131
2.11 Fallacies and Pitfalls 138
2.12 Concluding Remarks 140
2.13 Historical Perspective and References 141
Case Studies with Exercises by Robert P.Colwell 142
Chapter 3 Limits on Instruction-Level Parallelism 154
3.1 Introduction 154
3.2 Studies of the Limitations of ILP 154
3.3 Limitations on ILP for Realizable Processors 165
3.4 Crosscutting Issues:Hardware versus Software Speculation 170
3.5 Multithreading:Using ILP Support to Exploit Thread-Level Parallelism 172
3.6 Putting It All Together:Performance and Efficiency in Advanced Multiple-Issue Processors 179
3.7 Fallacies and Pitfalls 183
3.8 Concluding Remarks 184
3.9 Historical Perspective and References 185
Case Study with Exercises by Wen-mei W.Hwu and John W.Sias 185
Chapter 4 Multiprocessors and Thread-Level Parallelism 196
4.1 Introduction 196
4.2 Symmetric Shared-Memory Architectures 205
4.3 Performance of Symmetric Shared-Memory Multiprocessors 218
4.4 Distributed Shared Memory and Directory-Based Coherence 230
4.5 Synchronization:The Basics 237
4.6 Models of Memory Consistency:An Introduction 243
4.7 Crosscutting Issues 246
4.8 Putting It All Together:The Sun T1 Multiprocessor 249
4.9 Fallacies and Pitfalls 257
4.10 Concluding Remarks 262
4.11 Historical Perspective and References 264
Case Studies with Exercises by David A.Wood 264
Chapter 5 Memory Hierarchy Design 288
5.1 Introduction 288
5.2 Eleven Advanced Optimizations of Cache Performance 293
5.3 MemoryTechnology and Optimizations 310
5.4 Protection:Virtual Memory and Virtual Machines 315
5.5 Crosscutting Issues:The Design of Memory Hierarchies 324
5.6 Putting It All Together:AMD Opteron Memory Hierarchy 326
5.7 Fallacies and Pitfalls 335
5.8 Concluding Remarks 341
5.9 Historical Perspective and References 342
Case Studies with Exercises by Norman P.Jouppi 342
Chapter 6 Storage Systems 358
6.1 Introduction 358
6.2 Advanced Topics in Disk Storage 358
6.3 Definition and Examples of Real Faults and Failures 366
6.4 I/O Performance,Reliability Measures,and Benchmarks 371
6.5 A Little Queuing Theory 379
6.6 Crosscutting Issues 390
6.7 Designing and Evaluating an I/O System—The Internet Archive Cluster 392
6.8 Putting It All Together:NetApp FAS6000 Filer 397
6.9 Fallacies and Pitfalls 399
6.10 Concluding Remarks 403
6.11 Historical Perspective and References 404
Case Studies with Exercises by Andrea C.Arpaci-Dusseau and Remzi H.Arpaci-Dusseau 404